

5 We claim:

1. A semiconductor structure, comprising:
a polycrystalline layer; and
a rough layer formed from an undoped silicon, the rough layer being formed on
10 the polycrystalline layer and including protrusions extending from a surface of the layer.
2. The semiconductor structure of claim 1, wherein the protrusions include hemispherical protrusions.
- 15 3. The semiconductor structure of claim 1, wherein the polycrystalline layer comprises a conductive polycrystalline material.
4. The semiconductor structure of claim 1, wherein the polycrystalline layer comprises a conductive alloy that becomes polycrystalline at a temperature greater than about
20 500 degrees Celsius.
5. The semiconductor structure of claim 1, wherein the polycrystalline layer comprises a bottom electrode of a capacitor and wherein the protrusions of the rough layer increase the surface area of the bottom electrode so as to increase the capacitance of the
25 capacitor.
6. A capacitor, comprising:
a top electrode;
a dielectric coupled to the top electrode; and
30 a bottom electrode coupled to the dielectric, wherein the bottom electrode includes a rough layer and an electrode layer, wherein the rough layer includes hemispherical protrusions formed from undoped silicon, and wherein the electrode layer is formed from a polycrystalline material.

5

7. The capacitor of claim 6, wherein the electrode layer of the bottom electrode forms an outer surface of the capacitor, and wherein the rough layer forms an inner surface of the capacitor.

10

8. The capacitor of claim 6, wherein the bottom electrode comprises an outer surface, an embedded layer, and an inner surface to define a container structure, wherein the rough layer defines the inner surface and the outer surface, and wherein the relatively smooth surface defines the embedded layer.

15

9. The capacitor of claim 6, wherein the undoped silicon includes undoped amorphous silicon.

20

10. The capacitor of claim 6, wherein the electrode layer is a polycrystalline alloy selected from a combination of silicon and germanium.

25

11. A semiconductor structure, comprising:
a first capacitor having a bottom electrode having an outer surface and an inner surface, wherein the outer surface of the bottom electrode of the first capacitor is smooth, and wherein the inner surface of the bottom electrode of the first capacitor is rough from a number of hemispherical protrusions; and

30

a second capacitor having a bottom electrode having an outer surface and an inner surface, wherein the outer surface of the bottom electrode of the second capacitor is smooth and is near the outer surface of the bottom electrode of the first capacitor such that the first and the second capacitor exists in close proximity without shorting, and wherein the inner surface of the bottom electrode of the second capacitor is rough from a number of hemispherical protrusions.

12. The semiconductor structure of claim 11, wherein a portion of the outer surface of the bottom electrode of the first capacitor is housed in a nonconductive material so as

5 to expose the rest of the outer surface of the bottom electrode of the first capacitor, and wherein a portion of the outer surface of the bottom electrode of the second capacitor is housed in the nonconductive material so as to expose the rest of the outer surface of the bottom electrode of the second capacitor.

10 13. The semiconductor structure of claim 11, wherein the outer surfaces of the bottom electrodes of the first and second capacitors are composed of a material selected from undoped silicon.

15 14. The semiconductor structure of claim 11, wherein the inner surfaces of the bottom electrodes of the first and second capacitors are composed of a material selected from polycrystalline silicon-germanium.

20 15. The semiconductor structure of claim 11, wherein the first capacitor includes a first dielectric layer that overlies the bottom electrode of the first capacitor and a first top electrode that overlies the first dielectric layer, and wherein the second capacitor includes a second dielectric layer that overlies the bottom electrode of the second capacitor and a second top electrode that overlies the second dielectric layer.

25 16. A method for making a semiconductor structure, comprising:
forming a polycrystalline layer ; and
forming hemispherical protrusions in an undoped silicon layer that overlies the polycrystalline layer.

30 17. The method of claim 16, wherein forming a polycrystalline layer includes forming a silicon-germanium alloy.

18. The method of claim 16, wherein forming hemispherical protrusions includes depositing the undoped silicon layer by using low-pressure chemical vapor deposition of

5 silane gas at a temperature less than about 550 degrees Celsius and greater than about 450 degrees Celsius.

19. The method of claim 18, wherein forming hemispherical protrusions includes forming atomic seeds from which hemispherical protrusions are grown by chemical
10 vapor deposition of silane gas at a temperature less than about 600 degrees Celsius and greater than about 550 degrees Celsius.

20. The method of claim 19, wherein forming hemispherical protrusions includes annealing so as to grow the atomic seeds to form hemispherical protrusions.

15 21. A method for making a semiconductor structure, comprising:
forming a silicon-germanium alloy layer;
forming an undoped silicon layer that overlies the silicon-germanium alloy layer;
seeding the undoped silicon layer to cluster atoms and thereby form nuclei on a
20 surface of the undoped silicon layer; and
annealing the semiconductor structure to grow the nuclei into hemispherical protrusions.

22. The method of claim 21, wherein forming a silicon-germanium alloy layer
25 includes flowing silane gas, phosphate gas, and germanium source gas at a temperature greater than about 500 degrees Celsius.

23. The method of claim 21, wherein forming an undoped silicon layer includes flowing silane gas at a temperature greater than about 300 degrees Celsius and less than
30 about 550 degrees Celsius.

24. The method of claim 21, wherein seeding includes flowing silane gas at a temperature greater than about 550 degrees Celsius and less than about 600 degrees Celsius,

5 wherein a flow rate of silane gas includes greater than about 10 standard cubic centimeters per minute and less than about 30 standard cubic centimeters per minute.

25. The method of claim 21, wherein annealing includes annealing at a temperature greater than about 550 degrees Celsius and less than about 600 degrees Celsius.

10 26. The method of claim 21, further comprising planarizing the semiconductor structure using a chemical mechanical planarization technique.

15 27. The method of claim 26, further comprising etching using an etch back technique to remove a portion of borophosphorus silicate glass that surrounds the container.

20 28. A method for making a semiconductor structure, comprising:
forming a container in a layer of borophosphorus silicate glass (BPSG);
forming a silicon-germanium alloy layer on a surface of the container and on a surface of the BPSG layer;
forming an undoped silicon layer that overlies the silicon-germanium alloy layer;
removing the portions of the silicon-germanium alloy and undoped silicon layer that are lying on a surface of the BPSG layer;
removing a portion of the BPSG to expose an outer surface of the silicon-germanium alloy layer; and
forming hemispherical protrusions on a surface of the undoped silicone layer.

25 29. The method of claim 28, wherein removing the portions of the silicon-germanium alloy and undoped silicon layer includes chemical-mechanical planarizing.

30 30. The method of claim 29, wherein forming hemispherical protrusions includes annealing the semiconductor structure to grow the nuclei into hemispherical protrusions.

5 31. The method of claim 30, wherein annealing includes annealing at a temperature greater than about 600 degrees Celsius and less than about 650 degrees Celsius for about 5 minutes.

10 32. The method of claim 31, wherein seeding includes flowing silane gas at a rate of about 15 standard cubic centimeters per minute.

15 33. A method for making a semiconductor structure, comprising:
forming a container in a layer of borophosphorus silicate glass (BPSG);
forming a silicon-germanium alloy layer on a surface of the container, the silicon-
germanium alloy having an outer surface abutting the BPSG layer and having an inner surface;
removing portions of the silicon-germanium alloy overlying a surface of the
BPSG layer;
removing portions of the BPSG layer to expose at least a portion of the outer
surface of the silicon-germanium layer;
20 depositing an undoped silicon layer over the inner surface and exposed outer
surface of the silicon-germanium alloy layer; and
converting the undoped silicon layer into hemispherical protrusions.

25 34. The method of claim 33, wherein converting includes seeding the undoped silicon layer to cluster atoms to form nuclei.

30 35. The method of claim 34, wherein converting includes annealing the semiconductor structure to grow the nuclei into hemispherical protrusions.

35 36. The method of claim 34, further comprising depositing a dielectric layer over the hemispherical protrusions, and wherein the dielectric layer conforms to the hemispherical protrusions.

5 37. The method of claim 36, further comprising depositing a conductive layer over the dielectric layer, and wherein the silicon-germanium alloy, the dielectric layer and the conductive layer define a capacitor structure.

10 38. A semiconductor structure, comprising:
a first layer formed from an undoped substance and including first and second surfaces, the first surface including a plurality of surface protrusions that increase a surface area of the first layer; and

15 a second layer formed abutting the second surface of the first layer and including a plurality of atoms, the atoms in the second layer being sufficiently bound in the second layer to substantially remain in the second layer during formation of the first layer.

20 39. The semiconductor structure of claim 38, wherein the first layer comprises an undoped silicon layer.

25 40. The semiconductor structure of claim 38 wherein the undoped silicon layer comprises an undoped amorphous silicon layer.

30 41. The semiconductor structure of claim 38 wherein the second layer comprises a polycrystalline layer.

35 42. A capacitor, comprising:
a first electrode layer having first and second surfaces formed from undoped silicon;

40 first and second rough layers formed on the first and second surfaces of the first electrode layer, respectively, each of the first and second rough layers including a plurality of surface protrusions that increase a corresponding surface area of the layer;

a dielectric layer formed on the first and second HSG layers; and

a second electrode layer formed on the dielectric layer.

5 43. The capacitor of claim 42, wherein the first electrode layer comprises a polycrystalline layer.

 44. The capacitor of claim 42, wherein the first and second rough layers comprise first and second HSG layers, respectively.

10

 45. The capacitor of claim 42, wherein the first rough layer is formed over substantially the entire first surface of the first electrode layer and wherein the second rough layer comprises a segment formed on a first portion of the second surface of the first electrode layer and another segment formed on a second portion of the second surface of the first electrode layer.

15

 46. The capacitor of claim 43, wherein the first electrode layer comprises a U-shaped structure and the first surface corresponds to an inner surface and the second surface corresponds to an outer surface.

20

 47. A capacitor, comprising:
 a first electrode layer having first and second surfaces formed from undoped silicon;

 a rough layer formed on the first surface of the first electrode layer, the rough layer including a plurality of surface protrusions that increase a corresponding surface area
25 of the layer;

 a dielectric layer formed on the rough layer and on the second surface of the first electrode layer; and

 a second electrode layer formed on the dielectric layer.

30

 48. The capacitor of claim 47, wherein the first electrode layer comprises a polycrystalline layer.

5 49. The capacitor of claim 47, wherein the first and second rough layers
comprise first and second HSG layers, respectively.

10 50. The capacitor of claim 47, wherein the dielectric layer comprises a first
segment formed on a first portion of the second surface of the first electrode layer and a second
segment formed on a second portion of the second surface of the first electrode layer.

 51. The capacitor of claim 47, wherein the first electrode layer comprises a U-
shaped structure and the first surface corresponds to an inner surface and the second surface
corresponds to an outer surface.

15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
105
110
115
120
125
130
135
140
145
150
155
160
165
170
175
180
185
190
195
200
205
210
215
220
225
230
235
240
245
250
255
260
265
270
275
280
285
290
295
300
305
310
315
320
325
330
335
340
345
350
355
360
365
370
375
380
385
390
395
400
405
410
415
420
425
430
435
440
445
450
455
460
465
470
475
480
485
490
495
500
505
510
515
520
525
530
535
540
545
550
555
560
565
570
575
580
585
590
595
600
605
610
615
620
625
630
635
640
645
650
655
660
665
670
675
680
685
690
695
700
705
710
715
720
725
730
735
740
745
750
755
760
765
770
775
780
785
790
795
800
805
810
815
820
825
830
835
840
845
850
855
860
865
870
875
880
885
890
895
900
905
910
915
920
925
930
935
940
945
950
955
960
965
970
975
980
985
990
995